



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO. FILING DATE FIRST 1		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/016,778	12/10/2001	Ravindra Kamad	ra Karnad TI-31646			
23494 75	590 01/25/2005		EXAM	EXAMINER		
TEXAS INSTRUMENTS INCORPORATED			BRINEY III,	BRINEY III, WALTER F		
P O BOX 655474, M/S 3999 DALLAS, TX 75265			ART UNIT	PAPER NUMBER		
•			2644	2644		
			DATE MAILED: 01/25/2003	5		

Please find below and/or attached an Office communication concerning this application or proceeding.

•		Applicatio	n No.	Applicant(s)				
		. 10/016,77	8	KARNAD, RAVINDRA				
Office Action Summary		Examiner		Art Unit				
		Walter F B	riney III	2644				
Desired 6	The MAILING DATE of this communication	appears on the	cover sheet with the	correspondence address				
Period f	• •		SEVELEE AMONT	LVO)				
THE - Exte afte - If th - If NO - Fail Any	MAILING DATE OF THIS COMMUNICATION OF THE WAY OF THE WA	ON. FR 1.136(a). In no eve n. a reply within the statu eriod will apply and wil statute, cause the appli	nt, however, may a reply be tory minimum of thirty (30) of l expire SIX (6) MONTHS fro cation to become ABANDOI	timely filed days will be considered timely. om the mailing date of this communic NED (35 U.S.C. § 133).	eation.			
Status								
1)⊠	Responsive to communication(s) filed on 2	27 August 2004.						
2a)	This action is FINAL . 2b)⊠	This action is no	on-final.					
3)[Since this application is in condition for all	owance except	for formal matters, p	prosecution as to the merit	ts is			
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
4)🖂	Claim(s) 1-25 is/are pending in the applica	ation.						
	4a) Of the above claim(s) 8-12,17-22 and 24 is/are withdrawn from consideration.							
·	5) Claim(s) is/are allowed.							
=) Claim(s) <u>1-7,13-16,23 and 25</u> is/are rejected.							
•	Claim(s) is/are objected to. Claim(s) are subject to restriction a	ind/or election re	equirement					
تــارت	are subject to rectriction a		qui orriona.					
Applicat	ion Papers							
	The specification is objected to by the Example 1	_						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the ∞	•	-	, ,	21(d)			
11)	The oath or declaration is objected to by the							
Priority	under 35 U.S.C. § 119							
12)	Acknowledgment is made of a claim for for	reign priority und	ler 35 U.S.C. § 119	(a)-(d) or (f).				
a	a) ☐ All b) ☐ Some * c) ☐ None of:							
	1. Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
	3. Copies of the certified copies of the	-		ived in this National Stage	}			
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.								
occ the attached detailed Office action for a list of the certified copies not received.								
A 44 1	-M-1							
Attachme 1) Noti	nt(s) ce of References Cited (PTO-892)		4) Interview Summa	ary (PTO-413)				
2) 🔲 Not	ce of Draftsperson's Patent Drawing Review (PTO-948	•	Paper No(s)/Mail	l Date				
	rmation Disclosure Statement(s) (PTO-1449 or PTO/S er No(s)/Mail Date	B(08)	6) Other:	al Patent Application (PTO-152)				
	Trademark Office							

DETAILED ACTION

Election/Restrictions

Claims readable on species I of figure 14 are examined herein pursuant to the response filed by the applicant 27 August 2004. In particular, claims 1-7, 13-16, 23, and 25 are treated.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-7, 13-16, 23, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Boudreaux, Jr. (US Patent 6,668,060) in view of Anderson et al. (US Patent 6,728,370).

Claim 1 is limited to a subscriber loop interface circuit. Boudreaux discloses a tracking switch-mode power converter for a telephony interface circuit (i.e. subscriber loop interface circuit). See Abstract. Figures 1 and 2 depict the general circuitry used in supplying a DC current feed to a telephone line (20), whose ultimate destination is represented as load R_p. A detailed implementation of the current feed circuitry depicted in figure 2 is shown in figure 3. It will become apparent that the configuration depicted in figure 3 contains the same elements and orientation as those components depicted in figure 17 of the instant application, and as such, the circuit of Boudreaux will achieve at least 80% efficiency. It is clear from figure 3, that the output of the converter is a DC

Art Unit: 2644

signal, conditioned to be so by inductor (160). The presence of this inductor inherently establishes a high-impedance to voice band signals. In addition to disclosing the presence of DC current on the tip and ring lines (20), Boudreaux also discloses that AC signals are superimposed with said DC current; see column 1, lines 49-62. This disclosure provides evidence for some type of *AC current source*, however, it is clear that Boudreaux does not provide an enabling disclosure to one of ordinary skill in the art as to how to implement this *AC*/voice *current source*.

In order to remedy the above deficiency, one of ordinary skill in the art would be inherently motivated to find an enabling disclosure for said *AC current source*.

Anderson teaches a method and apparatus for impedance matching. See Abstract. Figure 4 depicts hybrid circuitry for a telephone interface circuit, like that of Boudreaux. The hybrid circuitry includes a driver (105) that drives a downstream voice component (465) through resistor (404). Resistor (404) provides the dual purpose of providing subscriber loop impedance matching and current sensing. Furthermore, signal adder (402) filters the downstream voice (465) using an impedance matched voice signal so as to better match the subscriber loop impedance as it varies. See figure 2 for general operation. It would have been obvious to one of ordinary skill in the art to combine the teachings of Anderson directed toward an impedance matching *AC current source* with the DC current source of Boudreaux for the purpose of enabling the implementation of an *AC current source* for superimposed voice.

Claim 2 is limited to the subscriber loop interface circuit according to claim 1, as covered by Boudreaux in view of Anderson. The tracking switch-mode power supply

Art Unit: 2644

depicted in figure 3 of Boudreaux clearly corresponds to the circuitry depicted in figure 17 of the instant application. In particular, the presence of the charging capacitor (162) provides boost current to the output inductor (160) during periods when switch-mode transistor (150) is conductive. Therefore, Boudreaux in view of Anderson makes obvious all limitations of the claim.

Claim 3 is limited to the subscriber loop interface circuit according to claim 2, as covered by Boudreaux in view of Anderson. As seen in figure 3, Boudreaux includes a first semiconductor switch (150) and a second semiconductor switch (164). Analysis of the circuitry indicates that when the first switch (150) is conductive, a negative potential is present at the anode of the second switch (164), causing reverse bias and placing the second switch into a cut-off (i.e. open) mode. This corresponds to the second state. When the first switch (150) is not conducting current, the ground is used to sink current that is sourced by the output inductor (160). This corresponds to the first state.

Therefore, Boudreaux in view of Anderson makes obvious all limitations of the claim.

Claim 4 is limited to the subscriber loop interface circuit according to claim 3, as covered by Boudreaux in view of Anderson. Figure 3 depicts a capacitor (162) whose position clearly indicates that it charges during the first state because of the bias supplied by the –48V battery. Thus, it must discharge during the second state as transistor (150) conducts. Therefore, Boudreaux in view of Anderson makes obvious all limitations of the claim.

Claim 5 is limited to the subscriber loop interface circuit according to claim 4, as covered by Boudreaux in view of Anderson. Figure 3 also depicts an output inductor

Art Unit: 2644

comprising elements (160) and (132). Clearly, as the output is DC, voice signals that may leak onto the output line will meet a high-impedance. With respect to limiting output current ripple to less than about one percent, there is no disclosure within Boudreaux pertaining to the amount of high-frequency switch-mode ripple the output inductors remove.

It has been found that changes in size/proportion that do not effect the overall operation of the art to be obvious; see In re Rose, 220 F.2d 459, 105 USPQ 237 (CCPA 1955); In re Rinehart, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976); and Gardner v. TEC Systems, Inc., 725 F.2d 1338, 220 USPQ 777 (Fed. Cir. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984). Because the impedance of an inductor can be related by the equation $z = j\omega L$, it is clear that the result of increasing the size of an output inductor is reduction in ripple. The instant claim suggests scaling the output inductor to reduce ripple to less than about one percent, while the prior art only indicates selecting a suitable scaling to generate DC. It follows that the only difference that can be construed between the instant claim and the prior art is one relating to a change in size/proportion, whose result merely reduces ripple at the output of the circuit, while the function of the circuit is essentially the same. Therefore, Boudreaux in view of Anderson makes obvious all limitations of the claim.

Claim 6 is limited to the subscriber loop interface circuit according to claim 5, as covered by Boudreaux in view of Anderson. As seen in figure 3, the first switch (150) is really a CMOS transistor. It receives an input from operational amplifier (100) that acts as a comparator to selectively activate the transistor (150) according to the dynamic and

Application/Control Number: 10/016,778 Page 6

Art Unit: 2644

time-varying voltage state of the tip and ring lines (20); see column 4, line 58 through column 5, line 2. Therefore, Boudreaux in view of Anderson makes obvious all limitations of the claim.

Claim 7 is limited to the subscriber loop interface circuit according to claim 6, as covered by Boudreaux in view of Anderson. As seen in figure 3, the second switch (164) is really a fast-response diode. As explained in the rejection of claim 2, it operates in an alternate fashion to the first switch, which was shown in the rejection of claim 6 to be controlled by a dynamically time varied input signal. Therefore, Boudreaux in view of Anderson makes obvious all limitations of the claim.

Claim 13 is limited to a subscriber loop interface circuit that comprises elements already described in claim 5, as covered by Boudreaux in view of Anderson. Therefore, Boudreaux in view of Anderson makes obvious all limitations of the claim.

Claims 14-16 are essentially the same as claims 5-7, respectively, and are rejected for the same reasons.

Claim 23 is limited to a method of generating a subscriber line constant DC current feed. The subscriber loop interface circuit recited in claim 5 inherently performs the method steps of the instant claim. Therefore, Boudreaux in view of Anderson makes obvious all limitations of the claim.

Claim 25 is limited to a subscriber loop interface circuit that is essentially the same as claim 1, and is rejected for the same reasons.

Conclusion

Application/Control Number: 10/016,778

Art Unit: 2644

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Walter F Briney III whose telephone number is 703-305-0347. The examiner can normally be reached on M-F 8am - 4:30pm.

Page 7

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Huyen Le can be reached on 703-305-4844. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

WFB 1/19/05

PRIMARY EXAMINER